257 lines
16 KiB
SQL
257 lines
16 KiB
SQL
{ NOP, INV, INV, INV, 8, TYPE_NONE, "nop" }, // 00
|
|
{ LD_RR_NN, REG_BC, INV, INV, 14, TYPE_IMM_NN, "ld bc,%04hXh" }, // 01
|
|
{ LD_MRR_R, REG_BC, REG_A, INV, 11, TYPE_NONE, "ld (bc),a" }, // 02
|
|
{ INC_RR, REG_BC, INV, INV, 10, TYPE_NONE, "inc bc" }, // 03
|
|
{ INC_R, REG_B, INV, INV, 8, TYPE_NONE, "inc b" }, // 04
|
|
{ DEC_R, REG_B, INV, INV, 8, TYPE_NONE, "dec b" }, // 05
|
|
{ LD_R_N, REG_B, INV, INV, 11, TYPE_IMM_N, "ld b,%02hhXh" }, // 06
|
|
{ RLCA, INV, INV, INV, 8, TYPE_NONE, "rlca" }, // 07
|
|
{ EX_RR_RR, REG_AF, REG_AFP, INV, 8, TYPE_NONE, "ex af,af'" }, // 08
|
|
{ ADD_RR_RR, REG_IX, REG_BC, INV, 15, TYPE_NONE, "add ix,bc" }, // 09
|
|
{ LD_R_MRR, REG_A, REG_BC, INV, 11, TYPE_NONE, "ld a,(bc)" }, // 0a
|
|
{ DEC_RR, REG_BC, INV, INV, 10, TYPE_NONE, "dec bc" }, // 0b
|
|
{ INC_R, REG_C, INV, INV, 8, TYPE_NONE, "inc c" }, // 0c
|
|
{ DEC_R, REG_C, INV, INV, 8, TYPE_NONE, "dec c" }, // 0d
|
|
{ LD_R_N, REG_C, INV, INV, 11, TYPE_IMM_N, "ld c,%02hhXh" }, // 0e
|
|
{ RRCA, INV, INV, INV, 8, TYPE_NONE, "rrca" }, // 0f
|
|
{ DJNZ, INV, INV, 12, 17, TYPE_DISP, "djnz (pc%c%Xh)" }, // 10
|
|
{ LD_RR_NN, REG_DE, INV, INV, 14, TYPE_IMM_NN, "ld de,%04hXh" }, // 11
|
|
{ LD_MRR_R, REG_DE, REG_A, INV, 11, TYPE_NONE, "ld (de),a" }, // 12
|
|
{ INC_RR, REG_DE, INV, INV, 10, TYPE_NONE, "inc de" }, // 13
|
|
{ INC_R, REG_D, INV, INV, 8, TYPE_NONE, "inc d" }, // 14
|
|
{ DEC_R, REG_D, INV, INV, 8, TYPE_NONE, "dec d" }, // 15
|
|
{ LD_R_N, REG_D, INV, INV, 11, TYPE_IMM_N, "ld d,%02hhXh" }, // 16
|
|
{ RLA, INV, INV, INV, 8, TYPE_NONE, "rla" }, // 17
|
|
{ JR, INV, INV, INV, 16, TYPE_DISP, "jr (pc%c%Xh)" }, // 18
|
|
{ ADD_RR_RR, REG_IX, REG_DE, INV, 15, TYPE_NONE, "add ix,de" }, // 19
|
|
{ LD_R_MRR, REG_A, REG_DE, INV, 11, TYPE_NONE, "ld a,(de)" }, // 1a
|
|
{ DEC_RR, REG_DE, INV, INV, 10, TYPE_NONE, "dec de" }, // 1b
|
|
{ INC_R, REG_E, INV, INV, 8, TYPE_NONE, "inc e" }, // 1c
|
|
{ DEC_R, REG_E, INV, INV, 8, TYPE_NONE, "dec e" }, // 1d
|
|
{ LD_R_N, REG_E, INV, INV, 11, TYPE_IMM_N, "ld e,%02hhXh" }, // 1e
|
|
{ RRA, INV, INV, INV, 8, TYPE_NONE, "rra" }, // 1f
|
|
{ JR_C, COND_NZ, INV, 11, 16, TYPE_DISP, "jr nz,(pc%c%Xh)" }, // 20
|
|
{ LD_RR_NN, REG_IX, INV, INV, 14, TYPE_IMM_NN, "ld ix,%04hXh" }, // 21
|
|
{ LD_MNN_RR, INV, REG_IX, INV, 16, TYPE_IMM_NN, "ld (%04hXh),ix" }, // 22
|
|
{ INC_RR, REG_IX, INV, INV, 10, TYPE_NONE, "inc ix" }, // 23
|
|
{ INC_R, REG_IXH, INV, INV, 10, TYPE_NONE, "inc ixh" }, // 24
|
|
{ DEC_R, REG_IXH, INV, INV, 10, TYPE_NONE, "dec ixh" }, // 25
|
|
{ LD_R_N, REG_IXH, INV, INV, 11, TYPE_IMM_N, "ld ixh,%02hhXh" }, // 26
|
|
{ DAA, INV, INV, INV, 8, TYPE_NONE, "daa" }, // 27
|
|
{ JR_C, COND_Z, INV, 11, 16, TYPE_DISP, "jr z,(pc%c%Xh)" }, // 28
|
|
{ ADD_RR_RR, REG_IX, REG_IX, INV, 15, TYPE_NONE, "add ix,ix" }, // 29
|
|
{ LD_RR_MNN, REG_IX, INV, INV, 14, TYPE_IMM_NN, "ld ix,(%04hXh)" }, // 2a
|
|
{ DEC_RR, REG_IX, INV, INV, 10, TYPE_NONE, "dec ix" }, // 2b
|
|
{ INC_R, REG_IXL, INV, INV, 10, TYPE_NONE, "inc ixl" }, // 2c
|
|
{ DEC_R, REG_IXL, INV, INV, 10, TYPE_NONE, "dec ixl" }, // 2d
|
|
{ LD_R_N, REG_IXL, INV, INV, 11, TYPE_IMM_N, "ld ixl,%02hhXh" }, // 2e
|
|
{ CPL, INV, INV, INV, 8, TYPE_NONE, "cpl" }, // 2f
|
|
{ JR_C, COND_NC, INV, 11, 16, TYPE_DISP, "jr nc,(pc%c%Xh)" }, // 30
|
|
{ LD_RR_NN, REG_SP, INV, INV, 14, TYPE_IMM_NN, "ld sp,%04hXh" }, // 31
|
|
{ LD_MNN_R, INV, REG_A, INV, 17, TYPE_IMM_NN, "ld (%04hXh),a" }, // 32
|
|
{ INC_RR, REG_SP, INV, INV, 10, TYPE_NONE, "inc sp" }, // 33
|
|
{ INC_I, REG_IX, INV, INV, 23, TYPE_OFFSET, "inc (ix%c%02Xh)" }, // 34
|
|
{ DEC_I, REG_IX, INV, INV, 23, TYPE_OFFSET, "dec (ix%c%02Xh)" }, // 35
|
|
{ LD_I_N, REG_IX, INV, INV, 19, TYPE_OFFSET_IMM_N, "ld (ix%c%02Xh),%02hhXh" }, // 36
|
|
{ SCF, INV, INV, INV, 8, TYPE_NONE, "scf" }, // 37
|
|
{ JR_C, COND_C, INV, 11, 16, TYPE_DISP, "jr c,(pc%c%Xh)" }, // 38
|
|
{ ADD_RR_RR, REG_IX, REG_SP, INV, 15, TYPE_NONE, "add ix,sp" }, // 39
|
|
{ LD_R_MNN, REG_A, INV, INV, 17, TYPE_IMM_NN, "ld a,(%04hXh)" }, // 3a
|
|
{ DEC_RR, REG_SP, INV, INV, 10, TYPE_NONE, "dec sp" }, // 3b
|
|
{ INC_R, REG_A, INV, INV, 8, TYPE_NONE, "inc a" }, // 3c
|
|
{ DEC_R, REG_A, INV, INV, 8, TYPE_NONE, "dec a" }, // 3d
|
|
{ LD_R_N, REG_A, INV, INV, 11, TYPE_IMM_N, "ld a,%02hhXh" }, // 3e
|
|
{ CCF, INV, INV, INV, 8, TYPE_NONE, "ccf" }, // 3f
|
|
{ LD_R_R, REG_B, REG_B, INV, 8, TYPE_NONE, "ld b,b" }, // 40
|
|
{ LD_R_R, REG_B, REG_C, INV, 8, TYPE_NONE, "ld b,c" }, // 41
|
|
{ LD_R_R, REG_B, REG_D, INV, 8, TYPE_NONE, "ld b,d" }, // 42
|
|
{ LD_R_R, REG_B, REG_E, INV, 8, TYPE_NONE, "ld b,e" }, // 43
|
|
{ LD_R_R, REG_B, REG_IXH, INV, 8, TYPE_NONE, "ld b,ixh" }, // 44
|
|
{ LD_R_R, REG_B, REG_IXL, INV, 8, TYPE_NONE, "ld b,ixl" }, // 45
|
|
{ LD_R_I, REG_B, REG_IX, INV, 19, TYPE_OFFSET, "ld b,(ix%c%02Xh)" }, // 46
|
|
{ LD_R_R, REG_B, REG_A, INV, 8, TYPE_NONE, "ld b,a" }, // 47
|
|
{ LD_R_R, REG_C, REG_B, INV, 8, TYPE_NONE, "ld c,b" }, // 48
|
|
{ LD_R_R, REG_C, REG_C, INV, 8, TYPE_NONE, "ld c,c" }, // 49
|
|
{ LD_R_R, REG_C, REG_D, INV, 8, TYPE_NONE, "ld c,d" }, // 4a
|
|
{ LD_R_R, REG_C, REG_E, INV, 8, TYPE_NONE, "ld c,e" }, // 4b
|
|
{ LD_R_R, REG_C, REG_IXH, INV, 8, TYPE_NONE, "ld c,ixh" }, // 4c
|
|
{ LD_R_R, REG_C, REG_IXL, INV, 8, TYPE_NONE, "ld c,ixl" }, // 4d
|
|
{ LD_R_I, REG_C, REG_IX, INV, 19, TYPE_OFFSET, "ld c,(ix%c%02Xh)" }, // 4e
|
|
{ LD_R_R, REG_C, REG_A, INV, 8, TYPE_NONE, "ld c,a" }, // 4f
|
|
{ LD_R_R, REG_D, REG_B, INV, 8, TYPE_NONE, "ld d,b" }, // 50
|
|
{ LD_R_R, REG_D, REG_C, INV, 8, TYPE_NONE, "ld d,c" }, // 51
|
|
{ LD_R_R, REG_D, REG_D, INV, 8, TYPE_NONE, "ld d,d" }, // 52
|
|
{ LD_R_R, REG_D, REG_E, INV, 8, TYPE_NONE, "ld d,e" }, // 53
|
|
{ LD_R_R, REG_D, REG_IXH, INV, 8, TYPE_NONE, "ld d,ixh" }, // 54
|
|
{ LD_R_R, REG_D, REG_IXL, INV, 8, TYPE_NONE, "ld d,ixl" }, // 55
|
|
{ LD_R_I, REG_D, REG_IX, INV, 19, TYPE_OFFSET, "ld d,(ix%c%02Xh)" }, // 56
|
|
{ LD_R_R, REG_D, REG_A, INV, 8, TYPE_NONE, "ld d,a" }, // 57
|
|
{ LD_R_R, REG_E, REG_B, INV, 8, TYPE_NONE, "ld e,b" }, // 58
|
|
{ LD_R_R, REG_E, REG_C, INV, 8, TYPE_NONE, "ld e,c" }, // 59
|
|
{ LD_R_R, REG_E, REG_D, INV, 8, TYPE_NONE, "ld e,d" }, // 5a
|
|
{ LD_R_R, REG_E, REG_E, INV, 8, TYPE_NONE, "ld e,e" }, // 5b
|
|
{ LD_R_R, REG_E, REG_IXH, INV, 8, TYPE_NONE, "ld e,ixh" }, // 5c
|
|
{ LD_R_R, REG_E, REG_IXL, INV, 8, TYPE_NONE, "ld e,ixl" }, // 5d
|
|
{ LD_R_I, REG_E, REG_IX, INV, 19, TYPE_OFFSET, "ld e,(ix%c%02Xh)" }, // 5e
|
|
{ LD_R_R, REG_E, REG_A, INV, 8, TYPE_NONE, "ld e,a" }, // 5f
|
|
{ LD_R_R, REG_IXH, REG_B, INV, 8, TYPE_NONE, "ld ixh,b" }, // 60
|
|
{ LD_R_R, REG_IXH, REG_C, INV, 8, TYPE_NONE, "ld ixh,c" }, // 61
|
|
{ LD_R_R, REG_IXH, REG_D, INV, 8, TYPE_NONE, "ld ixh,d" }, // 62
|
|
{ LD_R_R, REG_IXH, REG_E, INV, 8, TYPE_NONE, "ld ixh,e" }, // 63
|
|
{ LD_R_R, REG_IXH, REG_IXH, INV, 8, TYPE_NONE, "ld ixh,ixh" }, // 64
|
|
{ LD_R_R, REG_IXH, REG_IXL, INV, 8, TYPE_NONE, "ld ixh,ixl" }, // 65
|
|
{ LD_R_I, REG_H, REG_IX, INV, 19, TYPE_OFFSET, "ld h,(ix%c%02Xh)" }, // 66
|
|
{ LD_R_R, REG_IXH, REG_A, INV, 8, TYPE_NONE, "ld ixh,a" }, // 67
|
|
{ LD_R_R, REG_IXL, REG_B, INV, 8, TYPE_NONE, "ld ixl,b" }, // 68
|
|
{ LD_R_R, REG_IXL, REG_C, INV, 8, TYPE_NONE, "ld ixl,c" }, // 69
|
|
{ LD_R_R, REG_IXL, REG_D, INV, 8, TYPE_NONE, "ld ixl,d" }, // 6a
|
|
{ LD_R_R, REG_IXL, REG_E, INV, 8, TYPE_NONE, "ld ixl,e" }, // 6b
|
|
{ LD_R_R, REG_IXL, REG_IXH, INV, 8, TYPE_NONE, "ld ixl,ixh" }, // 6c
|
|
{ LD_R_R, REG_IXL, REG_IXL, INV, 8, TYPE_NONE, "ld ixl,ixl" }, // 6d
|
|
{ LD_R_I, REG_L, REG_IX, INV, 19, TYPE_OFFSET, "ld l,(ix%c%02Xh)" }, // 6e
|
|
{ LD_R_R, REG_IXL, REG_A, INV, 8, TYPE_NONE, "ld ixl,a" }, // 6f
|
|
{ LD_I_R, REG_IX, REG_B, INV, 19, TYPE_OFFSET, "ld (ix%c%02Xh),b" }, // 70
|
|
{ LD_I_R, REG_IX, REG_C, INV, 19, TYPE_OFFSET, "ld (ix%c%02Xh),c" }, // 71
|
|
{ LD_I_R, REG_IX, REG_D, INV, 19, TYPE_OFFSET, "ld (ix%c%02Xh),d" }, // 72
|
|
{ LD_I_R, REG_IX, REG_E, INV, 19, TYPE_OFFSET, "ld (ix%c%02Xh),e" }, // 73
|
|
{ LD_I_R, REG_IX, REG_H, INV, 19, TYPE_OFFSET, "ld (ix%c%02Xh),h" }, // 74
|
|
{ LD_I_R, REG_IX, REG_L, INV, 19, TYPE_OFFSET, "ld (ix%c%02Xh),l" }, // 75
|
|
{ HALT, INV, INV, INV, 8, TYPE_NONE, "halt" }, // 76
|
|
{ LD_I_R, REG_IX, REG_A, INV, 19, TYPE_OFFSET, "ld (ix%c%02Xh),a" }, // 77
|
|
{ LD_R_R, REG_A, REG_B, INV, 8, TYPE_NONE, "ld a,b" }, // 78
|
|
{ LD_R_R, REG_A, REG_C, INV, 8, TYPE_NONE, "ld a,c" }, // 79
|
|
{ LD_R_R, REG_A, REG_D, INV, 8, TYPE_NONE, "ld a,d" }, // 7a
|
|
{ LD_R_R, REG_A, REG_E, INV, 8, TYPE_NONE, "ld a,e" }, // 7b
|
|
{ LD_R_R, REG_A, REG_IXH, INV, 8, TYPE_NONE, "ld a,ixh" }, // 7c
|
|
{ LD_R_R, REG_A, REG_IXL, INV, 8, TYPE_NONE, "ld a,ixl" }, // 7d
|
|
{ LD_R_I, REG_A, REG_IX, INV, 19, TYPE_OFFSET, "ld a,(ix%c%02Xh)" }, // 7e
|
|
{ LD_R_R, REG_A, REG_A, INV, 8, TYPE_NONE, "ld a,a" }, // 7f
|
|
{ ADD_R_R, REG_A, REG_B, INV, 8, TYPE_NONE, "add a,b" }, // 80
|
|
{ ADD_R_R, REG_A, REG_C, INV, 8, TYPE_NONE, "add a,c" }, // 81
|
|
{ ADD_R_R, REG_A, REG_D, INV, 8, TYPE_NONE, "add a,d" }, // 82
|
|
{ ADD_R_R, REG_A, REG_E, INV, 8, TYPE_NONE, "add a,e" }, // 83
|
|
{ ADD_R_R, REG_A, REG_IXH, INV, 8, TYPE_NONE, "add a,ixh" }, // 84
|
|
{ ADD_R_R, REG_A, REG_IXL, INV, 8, TYPE_NONE, "add a,ixl" }, // 85
|
|
{ ADD_R_I, REG_A, REG_IX, INV, 19, TYPE_OFFSET, "add a,(ix%c%02Xh)" }, // 86
|
|
{ ADD_R_R, REG_A, REG_A, INV, 8, TYPE_NONE, "add a,a" }, // 87
|
|
{ ADC_R_R, REG_A, REG_B, INV, 8, TYPE_NONE, "adc a,b" }, // 88
|
|
{ ADC_R_R, REG_A, REG_C, INV, 8, TYPE_NONE, "adc a,c" }, // 89
|
|
{ ADC_R_R, REG_A, REG_D, INV, 8, TYPE_NONE, "adc a,d" }, // 8a
|
|
{ ADC_R_R, REG_A, REG_E, INV, 8, TYPE_NONE, "adc a,e" }, // 8b
|
|
{ ADC_R_R, REG_A, REG_IXH, INV, 8, TYPE_NONE, "adc a,ixh" }, // 8c
|
|
{ ADC_R_R, REG_A, REG_IXL, INV, 8, TYPE_NONE, "adc a,ixl" }, // 8d
|
|
{ ADC_R_I, REG_A, REG_IX, INV, 19, TYPE_OFFSET, "adc a,(ix%c%02Xh)" }, // 8e
|
|
{ ADC_R_R, REG_A, REG_A, INV, 8, TYPE_NONE, "adc a,a" }, // 8f
|
|
{ SUB_R, REG_B, INV, INV, 8, TYPE_NONE, "sub b" }, // 90
|
|
{ SUB_R, REG_C, INV, INV, 8, TYPE_NONE, "sub c" }, // 91
|
|
{ SUB_R, REG_D, INV, INV, 8, TYPE_NONE, "sub d" }, // 92
|
|
{ SUB_R, REG_E, INV, INV, 8, TYPE_NONE, "sub e" }, // 93
|
|
{ SUB_R, REG_IXH, INV, INV, 8, TYPE_NONE, "sub ixh" }, // 94
|
|
{ SUB_R, REG_IXL, INV, INV, 8, TYPE_NONE, "sub ixl" }, // 95
|
|
{ SUB_I, REG_IX, INV, INV, 19, TYPE_OFFSET, "sub (ix%c%02Xh)" }, // 96
|
|
{ SUB_R, REG_A, INV, INV, 8, TYPE_NONE, "sub a" }, // 97
|
|
{ SBC_R_R, REG_A, REG_B, INV, 8, TYPE_NONE, "sbc a,b" }, // 98
|
|
{ SBC_R_R, REG_A, REG_C, INV, 8, TYPE_NONE, "sbc a,c" }, // 99
|
|
{ SBC_R_R, REG_A, REG_D, INV, 8, TYPE_NONE, "sbc a,d" }, // 9a
|
|
{ SBC_R_R, REG_A, REG_E, INV, 8, TYPE_NONE, "sbc a,e" }, // 9b
|
|
{ SBC_R_R, REG_A, REG_IXH, INV, 8, TYPE_NONE, "sbc a,ixh" }, // 9c
|
|
{ SBC_R_R, REG_A, REG_IXL, INV, 8, TYPE_NONE, "sbc a,ixl" }, // 9d
|
|
{ SBC_R_I, REG_A, REG_IX, INV, 19, TYPE_OFFSET, "sbc a,(ix%c%02Xh)" }, // 9e
|
|
{ SBC_R_R, REG_A, REG_A, INV, 8, TYPE_NONE, "sbc a,a" }, // 9f
|
|
{ AND_R, REG_B, INV, INV, 8, TYPE_NONE, "and b" }, // a0
|
|
{ AND_R, REG_C, INV, INV, 8, TYPE_NONE, "and c" }, // a1
|
|
{ AND_R, REG_D, INV, INV, 8, TYPE_NONE, "and d" }, // a2
|
|
{ AND_R, REG_E, INV, INV, 8, TYPE_NONE, "and e" }, // a3
|
|
{ AND_R, REG_IXH, INV, INV, 8, TYPE_NONE, "and ixh" }, // a4
|
|
{ AND_R, REG_IXL, INV, INV, 8, TYPE_NONE, "and ixl" }, // a5
|
|
{ AND_I, REG_IX, INV, INV, 19, TYPE_OFFSET, "and (ix%c%02Xh)" }, // a6
|
|
{ AND_R, REG_A, INV, INV, 8, TYPE_NONE, "and a" }, // a7
|
|
{ XOR_R, REG_B, INV, INV, 8, TYPE_NONE, "xor b" }, // a8
|
|
{ XOR_R, REG_C, INV, INV, 8, TYPE_NONE, "xor c" }, // a9
|
|
{ XOR_R, REG_D, INV, INV, 8, TYPE_NONE, "xor d" }, // aa
|
|
{ XOR_R, REG_E, INV, INV, 8, TYPE_NONE, "xor e" }, // ab
|
|
{ XOR_R, REG_IXH, INV, INV, 8, TYPE_NONE, "xor ixh" }, // ac
|
|
{ XOR_R, REG_IXL, INV, INV, 8, TYPE_NONE, "xor ixl" }, // ad
|
|
{ XOR_I, REG_IX, INV, INV, 19, TYPE_OFFSET, "xor (ix%c%02Xh)" }, // ae
|
|
{ XOR_R, REG_A, INV, INV, 8, TYPE_NONE, "xor a" }, // af
|
|
{ OR_R, REG_B, INV, INV, 8, TYPE_NONE, "or b" }, // b0
|
|
{ OR_R, REG_C, INV, INV, 8, TYPE_NONE, "or c" }, // b1
|
|
{ OR_R, REG_D, INV, INV, 8, TYPE_NONE, "or d" }, // b2
|
|
{ OR_R, REG_E, INV, INV, 8, TYPE_NONE, "or e" }, // b3
|
|
{ OR_R, REG_IXH, INV, INV, 8, TYPE_NONE, "or ixh" }, // b4
|
|
{ OR_R, REG_IXL, INV, INV, 8, TYPE_NONE, "or ixl" }, // b5
|
|
{ OR_I, REG_IX, INV, INV, 19, TYPE_OFFSET, "or (ix%c%02Xh)" }, // b6
|
|
{ OR_R, REG_A, INV, INV, 8, TYPE_NONE, "or a" }, // b7
|
|
{ CP_R, REG_B, INV, INV, 8, TYPE_NONE, "cp b" }, // b8
|
|
{ CP_R, REG_C, INV, INV, 8, TYPE_NONE, "cp c" }, // b9
|
|
{ CP_R, REG_D, INV, INV, 8, TYPE_NONE, "cp d" }, // ba
|
|
{ CP_R, REG_E, INV, INV, 8, TYPE_NONE, "cp e" }, // bb
|
|
{ CP_R, REG_IXH, INV, INV, 8, TYPE_NONE, "cp ixh" }, // bc
|
|
{ CP_R, REG_IXL, INV, INV, 8, TYPE_NONE, "cp ixl" }, // bd
|
|
{ CP_I, REG_IX, INV, INV, 19, TYPE_OFFSET, "cp (ix%c%02Xh)" }, // be
|
|
{ CP_R, REG_A, INV, INV, 8, TYPE_NONE, "cp a" }, // bf
|
|
{ RET_C, COND_NZ, INV, 9, 15, TYPE_NONE, "ret nz" }, // c0
|
|
{ POP_RR, REG_BC, INV, INV, 14, TYPE_NONE, "pop bc" }, // c1
|
|
{ JP_C_MNN, COND_NZ, INV, INV, 14, TYPE_IMM_NN, "jp nz,(%04hXh)" }, // c2
|
|
{ JP_MNN, INV, INV, INV, 14, TYPE_IMM_NN, "jp (%04hXh)" }, // c3
|
|
{ CALL_C_MNN, COND_NZ, INV, 14, 21, TYPE_IMM_NN, "call nz,(%04hXh)" }, // c4
|
|
{ PUSH_RR, REG_BC, INV, INV, 15, TYPE_NONE, "push bc" }, // c5
|
|
{ ADD_R_N, REG_A, INV, INV, 11, TYPE_IMM_N, "add a,%02hhXh" }, // c6
|
|
{ RST, 0x0, INV, INV, 15, TYPE_NONE, "rst 0h" }, // c7
|
|
{ RET_C, COND_Z, INV, 9, 15, TYPE_NONE, "ret z" }, // c8
|
|
{ RET, INV, INV, INV, 14, TYPE_NONE, "ret" }, // c9
|
|
{ JP_C_MNN, COND_Z, INV, INV, 14, TYPE_IMM_NN, "jp z,(%04hXh)" }, // ca
|
|
{ NOP, INV, INV, INV, 8, TYPE_NONE, "nop" }, // cb
|
|
{ CALL_C_MNN, COND_Z, INV, 14, 21, TYPE_IMM_NN, "call z,(%04hXh)" }, // cc
|
|
{ CALL_MNN, INV, INV, INV, 21, TYPE_IMM_NN, "call (%04hXh)" }, // cd
|
|
{ ADC_R_N, REG_A, INV, INV, 11, TYPE_IMM_N, "adc a,%02hhXh" }, // ce
|
|
{ RST, 0x8, INV, INV, 15, TYPE_NONE, "rst 8h" }, // cf
|
|
{ RET_C, COND_NC, INV, INV, 9, TYPE_NONE, "ret nc" }, // d0
|
|
{ POP_RR, REG_DE, INV, INV, 14, TYPE_NONE, "pop de" }, // d1
|
|
{ JP_C_MNN, COND_NC, INV, INV, 14, TYPE_IMM_NN, "jp nc,(%04hXh)" }, // d2
|
|
{ OUT_MN_R, INV, REG_A, INV, 15, TYPE_IMM_N, "out (%02hhXh),a" }, // d3
|
|
{ CALL_C_MNN, COND_NC, INV, 14, 21, TYPE_IMM_NN, "call nc,(%04hXh)" }, // d4
|
|
{ PUSH_RR, REG_DE, INV, INV, 15, TYPE_NONE, "push de" }, // d5
|
|
{ SUB_N, INV, INV, INV, 11, TYPE_IMM_N, "sub %02hhXh" }, // d6
|
|
{ RST, 0x10, INV, INV, 15, TYPE_NONE, "rst 10h" }, // d7
|
|
{ RET_C, COND_C, INV, INV, 9, TYPE_NONE, "ret c" }, // d8
|
|
{ EXX, INV, INV, INV, 8, TYPE_NONE, "exx" }, // d9
|
|
{ JP_C_MNN, COND_C, INV, INV, 14, TYPE_IMM_NN, "jp c,(%04hXh)" }, // da
|
|
{ IN_R_MN, REG_A, INV, INV, 15, TYPE_IMM_N, "in a,(%02hhXh)" }, // db
|
|
{ CALL_C_MNN, COND_C, INV, 14, 21, TYPE_IMM_NN, "call c,(%04hXh)" }, // dc
|
|
{ NOP, INV, INV, INV, 8, TYPE_NONE, "nop" }, // dd
|
|
{ SBC_R_N, REG_A, INV, INV, 19, TYPE_IMM_N, "sbc a,%02hhXh" }, // de
|
|
{ RST, 0x18, INV, INV, 15, TYPE_NONE, "rst 18h" }, // df
|
|
{ RET_C, COND_PO, INV, 9, 15, TYPE_NONE, "ret po" }, // e0
|
|
{ POP_RR, REG_IX, INV, INV, 14, TYPE_NONE, "pop ix" }, // e1
|
|
{ JP_C_MNN, COND_PO, INV, INV, 14, TYPE_IMM_NN, "jp po,(%04hXh)" }, // e2
|
|
{ EX_MRR_RR, REG_SP, REG_IX, INV, 23, TYPE_NONE, "ex (sp),ix" }, // e3
|
|
{ CALL_C_MNN, COND_PO, INV, 14, 21, TYPE_IMM_NN, "call po,(%04hXh)" }, // e4
|
|
{ PUSH_RR, REG_IX, INV, INV, 15, TYPE_NONE, "push ix" }, // e5
|
|
{ AND_N, INV, INV, INV, 11, TYPE_IMM_N, "and %02hhXh" }, // e6
|
|
{ RST, 0x20, INV, INV, 15, TYPE_NONE, "rst 20h" }, // e7
|
|
{ RET_C, COND_PE, INV, 9, 15, TYPE_NONE, "ret pe" }, // e8
|
|
{ JP_MRR, REG_IX, INV, INV, 8, TYPE_NONE, "jp (ix)" }, // e9
|
|
{ JP_C_MNN, COND_PE, INV, INV, 14, TYPE_IMM_NN, "jp pe,(%04hXh)" }, // ea
|
|
{ EX_RR_RR, REG_DE, REG_HL, INV, 8, TYPE_NONE, "ex de,hl" }, // eb
|
|
{ CALL_C_MNN, COND_PE, INV, 14, 21, TYPE_IMM_NN, "call pe,(%04hXh)" }, // ec
|
|
{ NOP, INV, INV, INV, 8, TYPE_NONE, "nop" }, // ed
|
|
{ XOR_N, INV, INV, INV, 11, TYPE_IMM_N, "xor %02hhXh" }, // ee
|
|
{ RST, 0x28, INV, INV, 15, TYPE_NONE, "rst 28h" }, // ef
|
|
{ RET_C, COND_P, INV, 9, 15, TYPE_NONE, "ret p" }, // f0
|
|
{ POP_RR, REG_AF, INV, INV, 14, TYPE_NONE, "pop af" }, // f1
|
|
{ JP_C_MNN, COND_P, INV, INV, 14, TYPE_IMM_NN, "jp p,(%04hXh)" }, // f2
|
|
{ DI, INV, INV, INV, 8, TYPE_NONE, "di" }, // f3
|
|
{ CALL_C_MNN, COND_P, INV, 14, 21, TYPE_IMM_NN, "call p,(%04hXh)" }, // f4
|
|
{ PUSH_RR, REG_AF, INV, INV, 15, TYPE_NONE, "push af" }, // f5
|
|
{ OR_N, INV, INV, INV, 11, TYPE_IMM_N, "or %02hhXh" }, // f6
|
|
{ RST, 0x30, INV, INV, 15, TYPE_NONE, "rst 30h" }, // f7
|
|
{ RET_C, COND_M, INV, 9, 15, TYPE_NONE, "ret m" }, // f8
|
|
{ LD_RR_RR, REG_SP, REG_IX, INV, 10, TYPE_NONE, "ld sp,ix" }, // f9
|
|
{ JP_C_MNN, COND_M, INV, INV, 14, TYPE_IMM_NN, "jp m,(%04hXh)" }, // fa
|
|
{ EI, INV, INV, INV, 8, TYPE_NONE, "ei" }, // fb
|
|
{ CALL_C_MNN, COND_M, INV, 14, 21, TYPE_IMM_NN, "call m,(%04hXh)" }, // fc
|
|
{ NOP, INV, INV, INV, 8, TYPE_NONE, "nop" }, // fd
|
|
{ CP_N, INV, INV, INV, 11, TYPE_IMM_N, "cp %02hhXh" }, // fe
|
|
{ RST, 0x38, INV, INV, 15, TYPE_NONE, "rst 38h" }, // ff
|