Version 1.1

Fix resistor network footprint being 1 pin short.
This commit is contained in:
pjht 2019-11-11 12:51:14 -06:00
parent 0a2adef5dc
commit 3207cf7f2c
4 changed files with 2519 additions and 2423 deletions

View File

@ -339,37 +339,16 @@ $EndComp
Text Label 5850 2300 0 50 ~ 0 Text Label 5850 2300 0 50 ~ 0
RAM_EN RAM_EN
$Comp $Comp
L Device:R_Network08_US RN2
U 1 1 5D8058C9
P 7450 4850
F 0 "RN2" H 6970 4804 50 0000 R CNN
F 1 "10K" H 6970 4895 50 0000 R CNN
F 2 "Resistor_THT:R_Array_SIP9" V 7925 4850 50 0001 C CNN
F 3 "http://www.vishay.com/docs/31509/csc.pdf" H 7450 4850 50 0001 C CNN
1 7450 4850
-1 0 0 1
$EndComp
$Comp
L power:GND #PWR077 L power:GND #PWR077
U 1 1 5D807068 U 1 1 5D807068
P 7850 5050 P 7950 5050
F 0 "#PWR077" H 7850 4800 50 0001 C CNN F 0 "#PWR077" H 7950 4800 50 0001 C CNN
F 1 "GND" H 7855 4877 50 0000 C CNN F 1 "GND" H 7955 4877 50 0000 C CNN
F 2 "" H 7850 5050 50 0001 C CNN F 2 "" H 7950 5050 50 0001 C CNN
F 3 "" H 7850 5050 50 0001 C CNN F 3 "" H 7950 5050 50 0001 C CNN
1 7850 5050 1 7950 5050
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
Text HLabel 7150 4650 1 50 Output ~ 0
PAG_A14
Text HLabel 7250 4650 1 50 Output ~ 0
PAG_A15
Text HLabel 7350 4650 1 50 Output ~ 0
PAG_A16
Text HLabel 7450 4650 1 50 Output ~ 0
PAG_A17
Text HLabel 7550 4650 1 50 Output ~ 0
PAG_A18
NoConn ~ 5850 2500 NoConn ~ 5850 2500
Text GLabel 6250 3800 0 50 Input ~ 0 Text GLabel 6250 3800 0 50 Input ~ 0
A15 A15
@ -445,17 +424,6 @@ F 3 "" H 6750 4200 50 0001 C CNN
1 6750 4200 1 6750 4200
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp
L 74xx:74LS670 U13
U 1 1 5D840F05
P 6750 3300
F 0 "U13" H 6950 4050 50 0000 C CNN
F 1 "74LS670" H 6950 3950 50 0000 C CNN
F 2 "Package_DIP:DIP-16_W7.62mm_Socket" H 6750 3300 50 0001 C CNN
F 3 "http://www.ti.com/lit/gpn/sn74LS670" H 6750 3300 50 0001 C CNN
1 6750 3300
1 0 0 -1
$EndComp
Text HLabel 7250 3100 2 50 Output ~ 0 Text HLabel 7250 3100 2 50 Output ~ 0
PAG_A17 PAG_A17
Text HLabel 7250 3000 2 50 Output ~ 0 Text HLabel 7250 3000 2 50 Output ~ 0
@ -560,42 +528,26 @@ $EndComp
Connection ~ 6550 1850 Connection ~ 6550 1850
Wire Wire Line Wire Wire Line
6550 1850 6550 1950 6550 1850 6550 1950
$Comp
L Device:R_Network08_US RN3
U 1 1 5D8D4846
P 8600 5050
F 0 "RN3" H 8120 5004 50 0000 R CNN
F 1 "10K" H 8120 5095 50 0000 R CNN
F 2 "Resistor_THT:R_Array_SIP9" V 9075 5050 50 0001 C CNN
F 3 "http://www.vishay.com/docs/31509/csc.pdf" H 8600 5050 50 0001 C CNN
1 8600 5050
-1 0 0 1
$EndComp
Text Label 8800 4850 1 50 ~ 0
A19
Text Label 8900 4850 1 50 ~ 0 Text Label 8900 4850 1 50 ~ 0
A20 A19
Text Label 9000 4850 1 50 ~ 0 Text Label 9000 4850 1 50 ~ 0
A20
Text Label 9100 4850 1 50 ~ 0
A21 A21
NoConn ~ 8700 4850
NoConn ~ 8600 4850
NoConn ~ 8500 4850
NoConn ~ 8400 4850
NoConn ~ 8300 4850
$Comp $Comp
L power:+5V #PWR080 L power:+5V #PWR080
U 1 1 5D8D78BC U 1 1 5D8D78BC
P 9000 5250 P 9100 5250
F 0 "#PWR080" H 9000 5100 50 0001 C CNN F 0 "#PWR080" H 9100 5100 50 0001 C CNN
F 1 "+5V" H 9015 5423 50 0000 C CNN F 1 "+5V" H 9115 5423 50 0000 C CNN
F 2 "" H 9000 5250 50 0001 C CNN F 2 "" H 9100 5250 50 0001 C CNN
F 3 "" H 9000 5250 50 0001 C CNN F 3 "" H 9100 5250 50 0001 C CNN
1 9000 5250 1 9100 5250
-1 0 0 1 -1 0 0 1
$EndComp $EndComp
NoConn ~ 7850 4650 NoConn ~ 7350 4650
NoConn ~ 7750 4650 NoConn ~ 7250 4650
NoConn ~ 7650 4650 NoConn ~ 7150 4650
NoConn ~ 4850 1450 NoConn ~ 4850 1450
$Comp $Comp
L 74xx:74LS670 U15 L 74xx:74LS670 U15
@ -634,4 +586,55 @@ Text GLabel 5550 2700 3 50 Input ~ 0
~RESET ~RESET
Text GLabel 5550 1650 3 50 Input ~ 0 Text GLabel 5550 1650 3 50 Input ~ 0
~RESET ~RESET
$Comp
L Device:R_Network09_US RN2
U 1 1 5DCA9D1E
P 7550 4850
F 0 "RN2" H 7070 4804 50 0000 R CNN
F 1 "10K" H 7070 4895 50 0000 R CNN
F 2 "Resistor_THT:R_Array_SIP10" V 8125 4850 50 0001 C CNN
F 3 "http://www.vishay.com/docs/31509/csc.pdf" H 7550 4850 50 0001 C CNN
1 7550 4850
-1 0 0 1
$EndComp
NoConn ~ 7450 4650
$Comp
L Device:R_Network09_US RN3
U 1 1 5DCAEFCA
P 8700 5050
F 0 "RN3" H 8220 5004 50 0000 R CNN
F 1 "10K" H 8220 5095 50 0000 R CNN
F 2 "Resistor_THT:R_Array_SIP10" V 9275 5050 50 0001 C CNN
F 3 "http://www.vishay.com/docs/31509/csc.pdf" H 8700 5050 50 0001 C CNN
1 8700 5050
-1 0 0 1
$EndComp
$Comp
L 74xx:74LS670 U13
U 1 1 5D840F05
P 6750 3300
F 0 "U13" H 6950 4050 50 0000 C CNN
F 1 "74LS670" H 6950 3950 50 0000 C CNN
F 2 "Package_DIP:DIP-16_W7.62mm_Socket" H 6750 3300 50 0001 C CNN
F 3 "http://www.ti.com/lit/gpn/sn74LS670" H 6750 3300 50 0001 C CNN
1 6750 3300
1 0 0 -1
$EndComp
Text HLabel 7950 4650 1 50 Output ~ 0
PAG_A18
Text HLabel 7850 4650 1 50 Output ~ 0
PAG_A17
Text HLabel 7750 4650 1 50 Output ~ 0
PAG_A16
Text HLabel 7650 4650 1 50 Output ~ 0
PAG_A15
Text HLabel 7550 4650 1 50 Output ~ 0
PAG_A14
NoConn ~ 8300 4850
NoConn ~ 8400 4850
NoConn ~ 8500 4850
NoConn ~ 8600 4850
NoConn ~ 8700 4850
NoConn ~ 8800 4850
NoConn ~ 12950 -1550
$EndSCHEMATC $EndSCHEMATC

View File

@ -425,12 +425,12 @@ X ~ 2 0 -100 80 U 50 50 1 1 P
ENDDRAW ENDDRAW
ENDDEF ENDDEF
# #
# Device_R_Network08_US # Device_R_Network09_US
# #
DEF Device_R_Network08_US RN 0 0 Y N 1 F N DEF Device_R_Network09_US RN 0 0 Y N 1 F N
F0 "RN" -500 0 50 V V C CNN F0 "RN" -500 0 50 V V C CNN
F1 "Device_R_Network08_US" 400 0 50 V V C CNN F1 "Device_R_Network09_US" 500 0 50 V V C CNN
F2 "Resistor_THT:R_Array_SIP9" 475 0 50 V I C CNN F2 "Resistor_THT:R_Array_SIP10" 575 0 50 V I C CNN
F3 "" 0 0 50 H I C CNN F3 "" 0 0 50 H I C CNN
$FPLIST $FPLIST
R?Array?SIP* R?Array?SIP*
@ -443,22 +443,25 @@ C -100 90 10 0 1 0 F
C 0 90 10 0 1 0 F C 0 90 10 0 1 0 F
C 100 90 10 0 1 0 F C 100 90 10 0 1 0 F
C 200 90 10 0 1 0 F C 200 90 10 0 1 0 F
S -450 -125 350 125 0 1 10 f C 300 90 10 0 1 0 F
P 2 0 1 0 -400 -150 -400 -98 N S -450 -125 450 125 0 1 10 f
P 2 0 1 0 -300 -150 -300 -98 N P 2 0 1 0 -400 -98 -400 -150 N
P 2 0 1 0 -200 -150 -200 -98 N P 2 0 1 0 -300 -98 -300 -150 N
P 2 0 1 0 -100 -150 -100 -98 N P 2 0 1 0 -200 -98 -200 -150 N
P 2 0 1 0 0 -150 0 -98 N P 2 0 1 0 -100 -98 -100 -150 N
P 2 0 1 0 0 -98 0 -150 N
P 2 0 1 0 100 -98 100 -150 N P 2 0 1 0 100 -98 100 -150 N
P 2 0 1 0 200 -98 200 -150 N P 2 0 1 0 200 -98 200 -150 N
P 2 0 1 0 300 -98 300 -150 N P 2 0 1 0 300 -98 300 -150 N
P 2 0 1 0 400 -98 400 -150 N
P 3 0 1 0 -300 90 -400 90 -400 58 N P 3 0 1 0 -300 90 -400 90 -400 58 N
P 3 0 1 0 -200 90 -300 90 -300 58 N P 3 0 1 0 -200 90 -300 90 -300 58 N
P 3 0 1 0 -100 90 -200 90 -200 58 N P 3 0 1 0 -100 90 -200 90 -200 58 N
P 3 0 1 0 0 90 -100 90 -100 58 N P 3 0 1 0 0 90 -100 90 -100 58 N
P 3 0 1 0 100 90 0 90 0 58 N P 3 0 1 0 100 90 0 90 0 58 N
P 3 0 1 0 200 90 100 90 100 58 N P 3 0 1 0 200 90 100 90 100 58 N
P 4 0 1 0 300 58 300 90 200 90 200 58 N P 3 0 1 0 300 90 200 90 200 58 N
P 4 0 1 0 400 58 400 90 300 90 300 58 N
P 8 0 1 0 -400 58 -375 45 -425 19 -375 -7 -425 -33 -375 -59 -425 -85 -400 -98 N P 8 0 1 0 -400 58 -375 45 -425 19 -375 -7 -425 -33 -375 -59 -425 -85 -400 -98 N
P 8 0 1 0 -300 58 -275 45 -325 19 -275 -7 -325 -33 -275 -59 -325 -85 -300 -98 N P 8 0 1 0 -300 58 -275 45 -325 19 -275 -7 -325 -33 -275 -59 -325 -85 -300 -98 N
P 8 0 1 0 -200 58 -175 45 -225 19 -175 -7 -225 -33 -175 -59 -225 -85 -200 -98 N P 8 0 1 0 -200 58 -175 45 -225 19 -175 -7 -225 -33 -175 -59 -225 -85 -200 -98 N
@ -467,7 +470,9 @@ P 8 0 1 0 0 58 25 45 -25 19 25 -7 -25 -33 25 -59 -25 -85 0 -98 N
P 8 0 1 0 100 58 125 45 75 19 125 -7 75 -33 125 -59 75 -85 100 -98 N P 8 0 1 0 100 58 125 45 75 19 125 -7 75 -33 125 -59 75 -85 100 -98 N
P 8 0 1 0 200 58 225 45 175 19 225 -7 175 -33 225 -59 175 -85 200 -98 N P 8 0 1 0 200 58 225 45 175 19 225 -7 175 -33 225 -59 175 -85 200 -98 N
P 8 0 1 0 300 58 325 45 275 19 325 -7 275 -33 325 -59 275 -85 300 -98 N P 8 0 1 0 300 58 325 45 275 19 325 -7 275 -33 325 -59 275 -85 300 -98 N
P 8 0 1 0 400 58 425 45 375 19 425 -7 375 -33 425 -59 375 -85 400 -98 N
X common 1 -400 200 100 D 50 50 1 1 P X common 1 -400 200 100 D 50 50 1 1 P
X R9 10 400 -200 50 U 50 50 1 1 P
X R1 2 -400 -200 50 U 50 50 1 1 P X R1 2 -400 -200 50 U 50 50 1 1 P
X R2 3 -300 -200 50 U 50 50 1 1 P X R2 3 -300 -200 50 U 50 50 1 1 P
X R3 4 -200 -200 50 U 50 50 1 1 P X R3 4 -200 -200 50 U 50 50 1 1 P

File diff suppressed because it is too large Load Diff

View File

@ -119,16 +119,14 @@ NoConn ~ 1100 1650
NoConn ~ 1100 2150 NoConn ~ 1100 2150
Text GLabel 1100 2350 0 50 Output ~ 0 Text GLabel 1100 2350 0 50 Output ~ 0
~HALT ~HALT
Text GLabel 3350 1350 2 50 UnSpc ~ 0
~WAIT
Text GLabel 3350 1450 2 50 UnSpc ~ 0 Text GLabel 3350 1450 2 50 UnSpc ~ 0
~INT ~WAIT
Text GLabel 3350 1550 2 50 UnSpc ~ 0 Text GLabel 3350 1550 2 50 UnSpc ~ 0
~RESET ~INT
Text GLabel 3350 1650 2 50 UnSpc ~ 0 Text GLabel 3350 1650 2 50 UnSpc ~ 0
~RESET
Text GLabel 3350 1750 2 50 UnSpc ~ 0
~BUSRQ ~BUSRQ
Wire Wire Line
2950 1750 2950 1650
$Comp $Comp
L power:+5V #PWR03 L power:+5V #PWR03
U 1 1 5D5C05A6 U 1 1 5D5C05A6
@ -301,9 +299,9 @@ F 3 "" H 5200 1100 50 0001 C CNN
1 5200 1100 1 5200 1100
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
Text GLabel 3350 1150 2 50 UnSpc ~ 0
~MREQ
Text GLabel 3350 1250 2 50 UnSpc ~ 0 Text GLabel 3350 1250 2 50 UnSpc ~ 0
~MREQ
Text GLabel 3350 1350 2 50 UnSpc ~ 0
~IORQ ~IORQ
Text GLabel 4700 1750 2 50 Output ~ 0 Text GLabel 4700 1750 2 50 Output ~ 0
~BUSRQ ~BUSRQ
@ -425,20 +423,9 @@ Wire Wire Line
5200 1250 5200 1100 5200 1250 5200 1100
Text GLabel 4700 1350 2 50 Input ~ 0 Text GLabel 4700 1350 2 50 Input ~ 0
~DBGIEO ~DBGIEO
$Comp Text GLabel 3350 1150 2 50 UnSpc ~ 0
L Device:R_Network08_US RN1
U 1 1 5D88C28E
P 3150 1250
F 0 "RN1" V 3675 1250 50 0000 C CNN
F 1 "10K" V 3584 1250 50 0000 C CNN
F 2 "Resistor_THT:R_Array_SIP9" V 3625 1250 50 0001 C CNN
F 3 "http://www.vishay.com/docs/31509/csc.pdf" H 3150 1250 50 0001 C CNN
1 3150 1250
0 -1 -1 0
$EndComp
Text GLabel 3350 1050 2 50 UnSpc ~ 0
~DBGBAO ~DBGBAO
Text GLabel 3350 950 2 50 UnSpc ~ 0 Text GLabel 3350 1050 2 50 UnSpc ~ 0
~DBGIEO ~DBGIEO
NoConn ~ -750 3050 NoConn ~ -750 3050
$Comp $Comp
@ -653,4 +640,17 @@ F 3 "~" H 3450 3800 50 0001 C CNN
1 3450 3800 1 3450 3800
0 1 1 0 0 1 1 0
$EndComp $EndComp
$Comp
L Device:R_Network09_US RN1
U 1 1 5DCA3213
P 3150 1350
F 0 "RN1" V 3775 1350 50 0000 C CNN
F 1 "10K" V 3684 1350 50 0000 C CNN
F 2 "Resistor_THT:R_Array_SIP10" V 3725 1350 50 0001 C CNN
F 3 "http://www.vishay.com/docs/31509/csc.pdf" H 3150 1350 50 0001 C CNN
1 3150 1350
0 -1 -1 0
$EndComp
NoConn ~ 3350 950
NoConn ~ -800 250
$EndSCHEMATC $EndSCHEMATC