Version 1.0.1

Fix paging and RAM enable not being reset at poweron
This commit is contained in:
pjht 2019-11-11 12:21:10 -06:00
parent 841afd7e5f
commit 0a2adef5dc
2 changed files with 2107 additions and 2114 deletions

View File

@ -313,19 +313,6 @@ F 3 "" H 1000 6350 50 0001 C CNN
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp $Comp
L power:+5V #PWR?
U 1 1 5D858892
P 5550 1650
AR Path="/5D858892" Ref="#PWR?" Part="1"
AR Path="/5D847EA3/5D858892" Ref="#PWR069" Part="1"
F 0 "#PWR069" H 5550 1500 50 0001 C CNN
F 1 "+5V" H 5565 1823 50 0000 C CNN
F 2 "" H 5550 1650 50 0001 C CNN
F 3 "" H 5550 1650 50 0001 C CNN
1 5550 1650
-1 0 0 1
$EndComp
$Comp
L power:+5V #PWR070 L power:+5V #PWR070
U 1 1 5D7ED746 U 1 1 5D7ED746
P 5550 2100 P 5550 2100
@ -349,17 +336,6 @@ F 3 "74xx/74hc_hct74.pdf" H 5550 2400 50 0001 C CNN
2 5550 2400 2 5550 2400
1 0 0 -1 1 0 0 -1
$EndComp $EndComp
$Comp
L power:+5V #PWR071
U 1 1 5D7F4DE3
P 5550 2700
F 0 "#PWR071" H 5550 2550 50 0001 C CNN
F 1 "+5V" H 5565 2873 50 0000 C CNN
F 2 "" H 5550 2700 50 0001 C CNN
F 3 "" H 5550 2700 50 0001 C CNN
1 5550 2700
1 0 0 1
$EndComp
Text Label 5850 2300 0 50 ~ 0 Text Label 5850 2300 0 50 ~ 0
RAM_EN RAM_EN
$Comp $Comp
@ -654,4 +630,8 @@ Wire Wire Line
Connection ~ 5050 1350 Connection ~ 5050 1350
Wire Wire Line Wire Wire Line
5050 1350 4850 1350 5050 1350 4850 1350
Text GLabel 5550 2700 3 50 Input ~ 0
~RESET
Text GLabel 5550 1650 3 50 Input ~ 0
~RESET
$EndSCHEMATC $EndSCHEMATC

File diff suppressed because it is too large Load Diff