d69725d5d5
Since this only affects `PreCodegen MIR, and it would be nice for that to be resilient to permutations of things that don't affect the actual semantic behaviours.
28 lines
1.2 KiB
Rust
28 lines
1.2 KiB
Rust
// MIR for `ub_if_b` after PreCodegen
|
|
|
|
fn ub_if_b(_1: Thing) -> Thing {
|
|
debug t => _1; // in scope 0 at $DIR/duplicate_switch_targets.rs:+0:23: +0:24
|
|
let mut _0: Thing; // return place in scope 0 at $DIR/duplicate_switch_targets.rs:+0:36: +0:41
|
|
let mut _2: isize; // in scope 0 at $DIR/duplicate_switch_targets.rs:+2:9: +2:17
|
|
scope 1 (inlined unreachable_unchecked) { // at $DIR/duplicate_switch_targets.rs:15:21: 15:55
|
|
scope 2 {
|
|
scope 3 (inlined unreachable_unchecked::runtime) { // at $SRC_DIR/core/src/intrinsics.rs:LL:COL
|
|
}
|
|
}
|
|
}
|
|
|
|
bb0: {
|
|
_2 = discriminant(_1); // scope 0 at $DIR/duplicate_switch_targets.rs:+1:11: +1:12
|
|
switchInt(move _2) -> [0: bb1, otherwise: bb2]; // scope 0 at $DIR/duplicate_switch_targets.rs:+1:5: +1:12
|
|
}
|
|
|
|
bb1: {
|
|
_0 = move _1; // scope 0 at $DIR/duplicate_switch_targets.rs:+2:21: +2:22
|
|
return; // scope 0 at $DIR/duplicate_switch_targets.rs:+5:2: +5:2
|
|
}
|
|
|
|
bb2: {
|
|
unreachable; // scope 2 at $SRC_DIR/core/src/intrinsics.rs:LL:COL
|
|
}
|
|
}
|