arm target docs: small wording fixes

This commit is contained in:
Jonathan Pallant 2024-04-29 17:31:49 +01:00
parent fa6b90cb8a
commit 8cea4f3e1e
No known key found for this signature in database
2 changed files with 2 additions and 2 deletions

View File

@ -64,7 +64,7 @@ instructions.
It is possible to tell Rust (or LLVM) that you have a specific model of Arm It is possible to tell Rust (or LLVM) that you have a specific model of Arm
processor, using the [`-C target-cpu`][target-cpu] option. You can also control processor, using the [`-C target-cpu`][target-cpu] option. You can also control
whether Rust (or LLVM) will include instructions that target optional hardware whether Rust (or LLVM) will include instructions that target optional hardware
features, e.g. hardware floating point, or vector maths operations, using [`-C features, e.g. hardware floating-point, or Advanced SIMD operations, using [`-C
target-feature`][target-feature]. target-feature`][target-feature].
It is important to note that selecting a *target-cpu* will typically enable It is important to note that selecting a *target-cpu* will typically enable

View File

@ -14,7 +14,7 @@ See [`arm-none-eabi`](arm-none-eabi.md) for information applicable to all
This target uses the soft-float ABI: functions which take `f32` or `f64` as This target uses the soft-float ABI: functions which take `f32` or `f64` as
arguments will have those values packed into integer registers. This is the arguments will have those values packed into integer registers. This is the
only option because there is no FPU support in [ARMv6-M]. only option because there is no FPU support in [ARMv8-M] Baseline.
[t32-isa]: https://developer.arm.com/Architectures/T32%20Instruction%20Set%20Architecture [t32-isa]: https://developer.arm.com/Architectures/T32%20Instruction%20Set%20Architecture
[ARMv8-M]: https://developer.arm.com/documentation/ddi0553/latest/ [ARMv8-M]: https://developer.arm.com/documentation/ddi0553/latest/