mikros/rust
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Merge pull request #256 from GuillaumeGomez/regen-intrinsics

Browse Source 
Regen intrinsics
This commit is contained in:
antoyo 2023-03-03 10:10:15 -05:00 committed by GitHub
commit 8c3c02097d
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 72 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

74
src/intrinsic/archs.rs
View File

@ -34,6 +34,7 @@ match name {
"llvm.aarch64.dmb" => "__builtin_arm_dmb",
"llvm.aarch64.dsb" => "__builtin_arm_dsb",
"llvm.aarch64.isb" => "__builtin_arm_isb",
"llvm.aarch64.prefetch" => "__builtin_arm_prefetch",
"llvm.aarch64.sve.aesd" => "__builtin_sve_svaesd_u8",
"llvm.aarch64.sve.aese" => "__builtin_sve_svaese_u8",
"llvm.aarch64.sve.aesimc" => "__builtin_sve_svaesimc_u8",
@ -90,7 +91,6 @@ match name {
"llvm.amdgcn.fdot2.bf16.bf16" => "__builtin_amdgcn_fdot2_bf16_bf16",
"llvm.amdgcn.fdot2.f16.f16" => "__builtin_amdgcn_fdot2_f16_f16",
"llvm.amdgcn.fdot2.f32.bf16" => "__builtin_amdgcn_fdot2_f32_bf16",
"llvm.amdgcn.fmed3" => "__builtin_amdgcn_fmed3",
"llvm.amdgcn.fmul.legacy" => "__builtin_amdgcn_fmul_legacy",
"llvm.amdgcn.groupstaticsize" => "__builtin_amdgcn_groupstaticsize",
"llvm.amdgcn.iglp.opt" => "__builtin_amdgcn_iglp_opt",
@ -151,6 +151,7 @@ match name {
"llvm.amdgcn.msad.u8" => "__builtin_amdgcn_msad_u8",
"llvm.amdgcn.perm" => "__builtin_amdgcn_perm",
"llvm.amdgcn.permlane16" => "__builtin_amdgcn_permlane16",
"llvm.amdgcn.permlane64" => "__builtin_amdgcn_permlane64",
"llvm.amdgcn.permlanex16" => "__builtin_amdgcn_permlanex16",
"llvm.amdgcn.qsad.pk.u16.u8" => "__builtin_amdgcn_qsad_pk_u16_u8",
"llvm.amdgcn.queue.ptr" => "__builtin_amdgcn_queue_ptr",
@ -175,6 +176,7 @@ match name {
"llvm.amdgcn.s.setprio" => "__builtin_amdgcn_s_setprio",
"llvm.amdgcn.s.setreg" => "__builtin_amdgcn_s_setreg",
"llvm.amdgcn.s.sleep" => "__builtin_amdgcn_s_sleep",
"llvm.amdgcn.s.wait.event.export.ready" => "__builtin_amdgcn_s_wait_event_export_ready",
"llvm.amdgcn.s.waitcnt" => "__builtin_amdgcn_s_waitcnt",
"llvm.amdgcn.sad.hi.u8" => "__builtin_amdgcn_sad_hi_u8",
"llvm.amdgcn.sad.u16" => "__builtin_amdgcn_sad_u16",
@ -663,7 +665,7 @@ match name {
"llvm.hexagon.F2.sfmpy" => "__builtin_HEXAGON_F2_sfmpy",
"llvm.hexagon.F2.sfsub" => "__builtin_HEXAGON_F2_sfsub",
"llvm.hexagon.L2.loadw.locked" => "__builtin_HEXAGON_L2_loadw_locked",
"llvm.hexagon.L4.loadd.locked" => "__builtin_HEXAGON_L4_loadd_locked",
"llvm.hexagon.L4.loadd.locked" => "__builtin__HEXAGON_L4_loadd_locked",
"llvm.hexagon.M2.acci" => "__builtin_HEXAGON_M2_acci",
"llvm.hexagon.M2.accii" => "__builtin_HEXAGON_M2_accii",
"llvm.hexagon.M2.cmaci.s0" => "__builtin_HEXAGON_M2_cmaci_s0",
@ -1319,6 +1321,8 @@ match name {
"llvm.hexagon.V6.vadd.qf32.mix.128B" => "__builtin_HEXAGON_V6_vadd_qf32_mix_128B",
"llvm.hexagon.V6.vadd.sf" => "__builtin_HEXAGON_V6_vadd_sf",
"llvm.hexagon.V6.vadd.sf.128B" => "__builtin_HEXAGON_V6_vadd_sf_128B",
"llvm.hexagon.V6.vadd.sf.bf" => "__builtin_HEXAGON_V6_vadd_sf_bf",
"llvm.hexagon.V6.vadd.sf.bf.128B" => "__builtin_HEXAGON_V6_vadd_sf_bf_128B",
"llvm.hexagon.V6.vadd.sf.hf" => "__builtin_HEXAGON_V6_vadd_sf_hf",
"llvm.hexagon.V6.vadd.sf.hf.128B" => "__builtin_HEXAGON_V6_vadd_sf_hf_128B",
"llvm.hexagon.V6.vadd.sf.sf" => "__builtin_HEXAGON_V6_vadd_sf_sf",
@ -1509,14 +1513,24 @@ match name {
"llvm.hexagon.V6.vcl0w.128B" => "__builtin_HEXAGON_V6_vcl0w_128B",
"llvm.hexagon.V6.vcombine" => "__builtin_HEXAGON_V6_vcombine",
"llvm.hexagon.V6.vcombine.128B" => "__builtin_HEXAGON_V6_vcombine_128B",
"llvm.hexagon.V6.vconv.h.hf" => "__builtin_HEXAGON_V6_vconv_h_hf",
"llvm.hexagon.V6.vconv.h.hf.128B" => "__builtin_HEXAGON_V6_vconv_h_hf_128B",
"llvm.hexagon.V6.vconv.hf.h" => "__builtin_HEXAGON_V6_vconv_hf_h",
"llvm.hexagon.V6.vconv.hf.h.128B" => "__builtin_HEXAGON_V6_vconv_hf_h_128B",
"llvm.hexagon.V6.vconv.hf.qf16" => "__builtin_HEXAGON_V6_vconv_hf_qf16",
"llvm.hexagon.V6.vconv.hf.qf16.128B" => "__builtin_HEXAGON_V6_vconv_hf_qf16_128B",
"llvm.hexagon.V6.vconv.hf.qf32" => "__builtin_HEXAGON_V6_vconv_hf_qf32",
"llvm.hexagon.V6.vconv.hf.qf32.128B" => "__builtin_HEXAGON_V6_vconv_hf_qf32_128B",
"llvm.hexagon.V6.vconv.sf.qf32" => "__builtin_HEXAGON_V6_vconv_sf_qf32",
"llvm.hexagon.V6.vconv.sf.qf32.128B" => "__builtin_HEXAGON_V6_vconv_sf_qf32_128B",
"llvm.hexagon.V6.vconv.sf.w" => "__builtin_HEXAGON_V6_vconv_sf_w",
"llvm.hexagon.V6.vconv.sf.w.128B" => "__builtin_HEXAGON_V6_vconv_sf_w_128B",
"llvm.hexagon.V6.vconv.w.sf" => "__builtin_HEXAGON_V6_vconv_w_sf",
"llvm.hexagon.V6.vconv.w.sf.128B" => "__builtin_HEXAGON_V6_vconv_w_sf_128B",
"llvm.hexagon.V6.vcvt.b.hf" => "__builtin_HEXAGON_V6_vcvt_b_hf",
"llvm.hexagon.V6.vcvt.b.hf.128B" => "__builtin_HEXAGON_V6_vcvt_b_hf_128B",
"llvm.hexagon.V6.vcvt.bf.sf" => "__builtin_HEXAGON_V6_vcvt_bf_sf",
"llvm.hexagon.V6.vcvt.bf.sf.128B" => "__builtin_HEXAGON_V6_vcvt_bf_sf_128B",
"llvm.hexagon.V6.vcvt.h.hf" => "__builtin_HEXAGON_V6_vcvt_h_hf",
"llvm.hexagon.V6.vcvt.h.hf.128B" => "__builtin_HEXAGON_V6_vcvt_h_hf_128B",
"llvm.hexagon.V6.vcvt.hf.b" => "__builtin_HEXAGON_V6_vcvt_hf_b",
@ -1649,6 +1663,14 @@ match name {
"llvm.hexagon.V6.vgtb.or.128B" => "__builtin_HEXAGON_V6_vgtb_or_128B",
"llvm.hexagon.V6.vgtb.xor" => "__builtin_HEXAGON_V6_vgtb_xor",
"llvm.hexagon.V6.vgtb.xor.128B" => "__builtin_HEXAGON_V6_vgtb_xor_128B",
"llvm.hexagon.V6.vgtbf" => "__builtin_HEXAGON_V6_vgtbf",
"llvm.hexagon.V6.vgtbf.128B" => "__builtin_HEXAGON_V6_vgtbf_128B",
"llvm.hexagon.V6.vgtbf.and" => "__builtin_HEXAGON_V6_vgtbf_and",
"llvm.hexagon.V6.vgtbf.and.128B" => "__builtin_HEXAGON_V6_vgtbf_and_128B",
"llvm.hexagon.V6.vgtbf.or" => "__builtin_HEXAGON_V6_vgtbf_or",
"llvm.hexagon.V6.vgtbf.or.128B" => "__builtin_HEXAGON_V6_vgtbf_or_128B",
"llvm.hexagon.V6.vgtbf.xor" => "__builtin_HEXAGON_V6_vgtbf_xor",
"llvm.hexagon.V6.vgtbf.xor.128B" => "__builtin_HEXAGON_V6_vgtbf_xor_128B",
"llvm.hexagon.V6.vgth" => "__builtin_HEXAGON_V6_vgth",
"llvm.hexagon.V6.vgth.128B" => "__builtin_HEXAGON_V6_vgth_128B",
"llvm.hexagon.V6.vgth.and" => "__builtin_HEXAGON_V6_vgth_and",
@ -1751,6 +1773,8 @@ match name {
"llvm.hexagon.V6.vlutvwh.oracci.128B" => "__builtin_HEXAGON_V6_vlutvwh_oracci_128B",
"llvm.hexagon.V6.vlutvwhi" => "__builtin_HEXAGON_V6_vlutvwhi",
"llvm.hexagon.V6.vlutvwhi.128B" => "__builtin_HEXAGON_V6_vlutvwhi_128B",
"llvm.hexagon.V6.vmax.bf" => "__builtin_HEXAGON_V6_vmax_bf",
"llvm.hexagon.V6.vmax.bf.128B" => "__builtin_HEXAGON_V6_vmax_bf_128B",
"llvm.hexagon.V6.vmax.hf" => "__builtin_HEXAGON_V6_vmax_hf",
"llvm.hexagon.V6.vmax.hf.128B" => "__builtin_HEXAGON_V6_vmax_hf_128B",
"llvm.hexagon.V6.vmax.sf" => "__builtin_HEXAGON_V6_vmax_sf",
@ -1765,6 +1789,8 @@ match name {
"llvm.hexagon.V6.vmaxuh.128B" => "__builtin_HEXAGON_V6_vmaxuh_128B",
"llvm.hexagon.V6.vmaxw" => "__builtin_HEXAGON_V6_vmaxw",
"llvm.hexagon.V6.vmaxw.128B" => "__builtin_HEXAGON_V6_vmaxw_128B",
"llvm.hexagon.V6.vmin.bf" => "__builtin_HEXAGON_V6_vmin_bf",
"llvm.hexagon.V6.vmin.bf.128B" => "__builtin_HEXAGON_V6_vmin_bf_128B",
"llvm.hexagon.V6.vmin.hf" => "__builtin_HEXAGON_V6_vmin_hf",
"llvm.hexagon.V6.vmin.hf.128B" => "__builtin_HEXAGON_V6_vmin_hf_128B",
"llvm.hexagon.V6.vmin.sf" => "__builtin_HEXAGON_V6_vmin_sf",
@ -1825,6 +1851,10 @@ match name {
"llvm.hexagon.V6.vmpy.qf32.qf16.128B" => "__builtin_HEXAGON_V6_vmpy_qf32_qf16_128B",
"llvm.hexagon.V6.vmpy.qf32.sf" => "__builtin_HEXAGON_V6_vmpy_qf32_sf",
"llvm.hexagon.V6.vmpy.qf32.sf.128B" => "__builtin_HEXAGON_V6_vmpy_qf32_sf_128B",
"llvm.hexagon.V6.vmpy.sf.bf" => "__builtin_HEXAGON_V6_vmpy_sf_bf",
"llvm.hexagon.V6.vmpy.sf.bf.128B" => "__builtin_HEXAGON_V6_vmpy_sf_bf_128B",
"llvm.hexagon.V6.vmpy.sf.bf.acc" => "__builtin_HEXAGON_V6_vmpy_sf_bf_acc",
"llvm.hexagon.V6.vmpy.sf.bf.acc.128B" => "__builtin_HEXAGON_V6_vmpy_sf_bf_acc_128B",
"llvm.hexagon.V6.vmpy.sf.hf" => "__builtin_HEXAGON_V6_vmpy_sf_hf",
"llvm.hexagon.V6.vmpy.sf.hf.128B" => "__builtin_HEXAGON_V6_vmpy_sf_hf_128B",
"llvm.hexagon.V6.vmpy.sf.hf.acc" => "__builtin_HEXAGON_V6_vmpy_sf_hf_acc",
@ -2091,6 +2121,8 @@ match name {
"llvm.hexagon.V6.vsub.qf32.mix.128B" => "__builtin_HEXAGON_V6_vsub_qf32_mix_128B",
"llvm.hexagon.V6.vsub.sf" => "__builtin_HEXAGON_V6_vsub_sf",
"llvm.hexagon.V6.vsub.sf.128B" => "__builtin_HEXAGON_V6_vsub_sf_128B",
"llvm.hexagon.V6.vsub.sf.bf" => "__builtin_HEXAGON_V6_vsub_sf_bf",
"llvm.hexagon.V6.vsub.sf.bf.128B" => "__builtin_HEXAGON_V6_vsub_sf_bf_128B",
"llvm.hexagon.V6.vsub.sf.hf" => "__builtin_HEXAGON_V6_vsub_sf_hf",
"llvm.hexagon.V6.vsub.sf.hf.128B" => "__builtin_HEXAGON_V6_vsub_sf_hf_128B",
"llvm.hexagon.V6.vsub.sf.sf" => "__builtin_HEXAGON_V6_vsub_sf_sf",
@ -5674,6 +5706,10 @@ match name {
"llvm.x86.3dnowa.pfnacc" => "__builtin_ia32_pfnacc",
"llvm.x86.3dnowa.pfpnacc" => "__builtin_ia32_pfpnacc",
"llvm.x86.3dnowa.pi2fw" => "__builtin_ia32_pi2fw",
"llvm.x86.aadd32" => "__builtin_ia32_aadd32",
"llvm.x86.aadd64" => "__builtin_ia32_aadd64",
"llvm.x86.aand32" => "__builtin_ia32_aand32",
"llvm.x86.aand64" => "__builtin_ia32_aand64",
"llvm.x86.addcarry.u32" => "__builtin_ia32_addcarry_u32",
"llvm.x86.addcarry.u64" => "__builtin_ia32_addcarry_u64",
"llvm.x86.addcarryx.u32" => "__builtin_ia32_addcarryx_u32",
@ -5692,6 +5728,8 @@ match name {
"llvm.x86.aesni.aesenclast.512" => "__builtin_ia32_aesenclast512",
"llvm.x86.aesni.aesimc" => "__builtin_ia32_aesimc128",
"llvm.x86.aesni.aeskeygenassist" => "__builtin_ia32_aeskeygenassist128",
"llvm.x86.aor32" => "__builtin_ia32_aor32",
"llvm.x86.aor64" => "__builtin_ia32_aor64",
"llvm.x86.avx.addsub.pd.256" => "__builtin_ia32_addsubpd256",
"llvm.x86.avx.addsub.ps.256" => "__builtin_ia32_addsubps256",
"llvm.x86.avx.blend.pd.256" => "__builtin_ia32_blendpd256",
@ -5904,6 +5942,18 @@ match name {
"llvm.x86.avx2.vbroadcast.ss.ps.256" => "__builtin_ia32_vbroadcastss_ps256",
"llvm.x86.avx2.vextracti128" => "__builtin_ia32_extract128i256",
"llvm.x86.avx2.vinserti128" => "__builtin_ia32_insert128i256",
"llvm.x86.avx2.vpdpbssd.128" => "__builtin_ia32_vpdpbssd128",
"llvm.x86.avx2.vpdpbssd.256" => "__builtin_ia32_vpdpbssd256",
"llvm.x86.avx2.vpdpbssds.128" => "__builtin_ia32_vpdpbssds128",
"llvm.x86.avx2.vpdpbssds.256" => "__builtin_ia32_vpdpbssds256",
"llvm.x86.avx2.vpdpbsud.128" => "__builtin_ia32_vpdpbsud128",
"llvm.x86.avx2.vpdpbsud.256" => "__builtin_ia32_vpdpbsud256",
"llvm.x86.avx2.vpdpbsuds.128" => "__builtin_ia32_vpdpbsuds128",
"llvm.x86.avx2.vpdpbsuds.256" => "__builtin_ia32_vpdpbsuds256",
"llvm.x86.avx2.vpdpbuud.128" => "__builtin_ia32_vpdpbuud128",
"llvm.x86.avx2.vpdpbuud.256" => "__builtin_ia32_vpdpbuud256",
"llvm.x86.avx2.vpdpbuuds.128" => "__builtin_ia32_vpdpbuuds128",
"llvm.x86.avx2.vpdpbuuds.256" => "__builtin_ia32_vpdpbuuds256",
"llvm.x86.avx2.vperm2i128" => "__builtin_ia32_permti256",
"llvm.x86.avx512.add.pd.512" => "__builtin_ia32_addpd512",
"llvm.x86.avx512.add.ps.512" => "__builtin_ia32_addps512",
@ -7406,6 +7456,8 @@ match name {
"llvm.x86.avx512fp16.vcvtusi642sh" => "__builtin_ia32_vcvtusi642sh",
"llvm.x86.avx512fp16.vfmaddsub.ph.128" => "__builtin_ia32_vfmaddsubph",
"llvm.x86.avx512fp16.vfmaddsub.ph.256" => "__builtin_ia32_vfmaddsubph256",
"llvm.x86.axor32" => "__builtin_ia32_axor32",
"llvm.x86.axor64" => "__builtin_ia32_axor64",
"llvm.x86.bmi.bextr.32" => "__builtin_ia32_bextr_u32",
"llvm.x86.bmi.bextr.64" => "__builtin_ia32_bextr_u64",
"llvm.x86.bmi.bzhi.32" => "__builtin_ia32_bzhi_si",
@ -7420,6 +7472,8 @@ match name {
"llvm.x86.clui" => "__builtin_ia32_clui",
"llvm.x86.clwb" => "__builtin_ia32_clwb",
"llvm.x86.clzero" => "__builtin_ia32_clzero",
"llvm.x86.cmpccxadd32" => "__builtin_ia32_cmpccxadd32",
"llvm.x86.cmpccxadd64" => "__builtin_ia32_cmpccxadd64",
"llvm.x86.directstore32" => "__builtin_ia32_directstore_u32",
"llvm.x86.directstore64" => "__builtin_ia32_directstore_u64",
"llvm.x86.enqcmd" => "__builtin_ia32_enqcmd",
@ -7851,6 +7905,8 @@ match name {
"llvm.x86.tdpbusd.internal" => "__builtin_ia32_tdpbusd_internal",
"llvm.x86.tdpbuud" => "__builtin_ia32_tdpbuud",
"llvm.x86.tdpbuud.internal" => "__builtin_ia32_tdpbuud_internal",
"llvm.x86.tdpfp16ps" => "__builtin_ia32_tdpfp16ps",
"llvm.x86.tdpfp16ps.internal" => "__builtin_ia32_tdpfp16ps_internal",
"llvm.x86.testui" => "__builtin_ia32_testui",
"llvm.x86.tileloadd64" => "__builtin_ia32_tileloadd64",
"llvm.x86.tileloadd64.internal" => "__builtin_ia32_tileloadd64_internal",
@ -7864,6 +7920,20 @@ match name {
"llvm.x86.tpause" => "__builtin_ia32_tpause",
"llvm.x86.umonitor" => "__builtin_ia32_umonitor",
"llvm.x86.umwait" => "__builtin_ia32_umwait",
"llvm.x86.vbcstnebf162ps128" => "__builtin_ia32_vbcstnebf162ps128",
"llvm.x86.vbcstnebf162ps256" => "__builtin_ia32_vbcstnebf162ps256",
"llvm.x86.vbcstnesh2ps128" => "__builtin_ia32_vbcstnesh2ps128",
"llvm.x86.vbcstnesh2ps256" => "__builtin_ia32_vbcstnesh2ps256",
"llvm.x86.vcvtneebf162ps128" => "__builtin_ia32_vcvtneebf162ps128",
"llvm.x86.vcvtneebf162ps256" => "__builtin_ia32_vcvtneebf162ps256",
"llvm.x86.vcvtneeph2ps128" => "__builtin_ia32_vcvtneeph2ps128",
"llvm.x86.vcvtneeph2ps256" => "__builtin_ia32_vcvtneeph2ps256",
"llvm.x86.vcvtneobf162ps128" => "__builtin_ia32_vcvtneobf162ps128",
"llvm.x86.vcvtneobf162ps256" => "__builtin_ia32_vcvtneobf162ps256",
"llvm.x86.vcvtneoph2ps128" => "__builtin_ia32_vcvtneoph2ps128",
"llvm.x86.vcvtneoph2ps256" => "__builtin_ia32_vcvtneoph2ps256",
"llvm.x86.vcvtneps2bf16128" => "__builtin_ia32_vcvtneps2bf16128",
"llvm.x86.vcvtneps2bf16256" => "__builtin_ia32_vcvtneps2bf16256",
"llvm.x86.vcvtph2ps.128" => "__builtin_ia32_vcvtph2ps",
"llvm.x86.vcvtph2ps.256" => "__builtin_ia32_vcvtph2ps256",
"llvm.x86.vcvtps2ph.128" => "__builtin_ia32_vcvtps2ph",