mikros/rust
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Reenable all cases of simd-wide-sum

Browse Source
This commit is contained in:
Jubilee Young 2023-07-11 19:17:56 -07:00
parent 81dc91efbd
commit 7dc049c378
1 changed files with 3 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
tests/codegen/simd-wide-sum.rs
View File

@ -52,9 +52,8 @@ pub fn wider_reduce_iter(x: Simd<u8, N>) -> u16 {
#[no_mangle] #[no_mangle]
// CHECK-LABEL: @wider_reduce_into_iter // CHECK-LABEL: @wider_reduce_into_iter
pub fn wider_reduce_into_iter(x: Simd<u8, N>) -> u16 { pub fn wider_reduce_into_iter(x: Simd<u8, N>) -> u16 {
// FIXME MIR inlining messes up LLVM optimizations. // CHECK: zext <8 x i8>
// WOULD-CHECK: zext <8 x i8> // CHECK-SAME: to <8 x i16>
// WOULD-CHECK-SAME: to <8 x i16> // CHECK: call i16 @llvm.vector.reduce.add.v8i16(<8 x i16>
// WOULD-CHECK: call i16 @llvm.vector.reduce.add.v8i16(<8 x i16>
x.to_array().into_iter().map(u16::from).sum() x.to_array().into_iter().map(u16::from).sum()
} }