mikros/rust
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Disambiguate comments

Browse Source
This commit is contained in:
Markus Everling 2023-02-26 02:33:34 +01:00
parent 9e22516877
commit 4a4f43e4e9
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
library/alloc/src/collections/vec_deque/mod.rs
View File

@ -947,7 +947,7 @@ impl<T, A: Allocator> VecDeque<T, A> {
// There are three cases of interest: // There are three cases of interest:
// All elements are out of desired bounds // All elements are out of desired bounds
// Elements are contiguous, and tail is out of desired bounds // Elements are contiguous, and tail is out of desired bounds
// Elements are discontiguous, and head is out of desired bounds // Elements are discontiguous
// //
// At all other times, element positions are unaffected. // At all other times, element positions are unaffected.
@ -987,7 +987,7 @@ impl<T, A: Allocator> VecDeque<T, A> {
self.copy_nonoverlapping(target_cap, 0, len); self.copy_nonoverlapping(target_cap, 0, len);
} }
} else if !self.is_contiguous() { } else if !self.is_contiguous() {
// Head is out of bounds, tail is in bounds. // The head slice is at least partially out of bounds, tail is in bounds.
// Copy the head backwards so it lines up with the target capacity. // Copy the head backwards so it lines up with the target capacity.
// This won't overlap because `target_cap >= self.len`. // This won't overlap because `target_cap >= self.len`.
// //