2018-05-04 13:07:35 -05:00
|
|
|
//@ compile-flags: -C no-prepopulate-passes
|
|
|
|
|
|
|
|
#![crate_type = "lib"]
|
|
|
|
|
2024-02-23 11:36:24 -06:00
|
|
|
#![feature(repr_simd, intrinsics)]
|
2018-05-04 13:07:35 -05:00
|
|
|
#![allow(non_camel_case_types)]
|
|
|
|
|
|
|
|
#[repr(simd)]
|
|
|
|
#[derive(Copy, Clone, PartialEq, Debug)]
|
2024-08-22 03:28:20 -05:00
|
|
|
pub struct f32x2(pub [f32; 2]);
|
2018-05-04 13:07:35 -05:00
|
|
|
|
|
|
|
#[repr(simd)]
|
|
|
|
#[derive(Copy, Clone, PartialEq, Debug)]
|
2024-08-22 03:28:20 -05:00
|
|
|
pub struct f32x4(pub [f32; 4]);
|
2018-05-04 13:07:35 -05:00
|
|
|
|
|
|
|
#[repr(simd)]
|
|
|
|
#[derive(Copy, Clone, PartialEq, Debug)]
|
2024-08-22 03:28:20 -05:00
|
|
|
pub struct f32x8(pub [f32; 8]);
|
2018-05-04 13:07:35 -05:00
|
|
|
|
|
|
|
#[repr(simd)]
|
|
|
|
#[derive(Copy, Clone, PartialEq, Debug)]
|
2024-08-22 03:28:20 -05:00
|
|
|
pub struct f32x16(pub [f32; 16]);
|
2018-05-04 13:07:35 -05:00
|
|
|
|
2024-02-23 11:36:24 -06:00
|
|
|
extern "rust-intrinsic" {
|
2018-05-04 13:07:35 -05:00
|
|
|
fn simd_fpow<T>(x: T, b: T) -> T;
|
|
|
|
}
|
|
|
|
|
|
|
|
// CHECK-LABEL: @fpow_32x2
|
|
|
|
#[no_mangle]
|
|
|
|
pub unsafe fn fpow_32x2(a: f32x2, b: f32x2) -> f32x2 {
|
2021-04-17 12:40:59 -05:00
|
|
|
// CHECK: call <2 x float> @llvm.pow.v2f32
|
2018-05-04 13:07:35 -05:00
|
|
|
simd_fpow(a, b)
|
|
|
|
}
|
|
|
|
|
|
|
|
// CHECK-LABEL: @fpow_32x4
|
|
|
|
#[no_mangle]
|
|
|
|
pub unsafe fn fpow_32x4(a: f32x4, b: f32x4) -> f32x4 {
|
2021-04-17 12:40:59 -05:00
|
|
|
// CHECK: call <4 x float> @llvm.pow.v4f32
|
2018-05-04 13:07:35 -05:00
|
|
|
simd_fpow(a, b)
|
|
|
|
}
|
|
|
|
|
|
|
|
// CHECK-LABEL: @fpow_32x8
|
|
|
|
#[no_mangle]
|
|
|
|
pub unsafe fn fpow_32x8(a: f32x8, b: f32x8) -> f32x8 {
|
2021-04-17 12:40:59 -05:00
|
|
|
// CHECK: call <8 x float> @llvm.pow.v8f32
|
2018-05-04 13:07:35 -05:00
|
|
|
simd_fpow(a, b)
|
|
|
|
}
|
|
|
|
|
|
|
|
// CHECK-LABEL: @fpow_32x16
|
|
|
|
#[no_mangle]
|
|
|
|
pub unsafe fn fpow_32x16(a: f32x16, b: f32x16) -> f32x16 {
|
2021-04-17 12:40:59 -05:00
|
|
|
// CHECK: call <16 x float> @llvm.pow.v16f32
|
2018-05-04 13:07:35 -05:00
|
|
|
simd_fpow(a, b)
|
|
|
|
}
|
|
|
|
|
|
|
|
#[repr(simd)]
|
|
|
|
#[derive(Copy, Clone, PartialEq, Debug)]
|
2024-08-22 03:28:20 -05:00
|
|
|
pub struct f64x2(pub [f64; 2]);
|
2018-05-04 13:07:35 -05:00
|
|
|
|
|
|
|
#[repr(simd)]
|
|
|
|
#[derive(Copy, Clone, PartialEq, Debug)]
|
2024-08-22 03:28:20 -05:00
|
|
|
pub struct f64x4(pub [f64; 4]);
|
2018-05-04 13:07:35 -05:00
|
|
|
|
|
|
|
#[repr(simd)]
|
|
|
|
#[derive(Copy, Clone, PartialEq, Debug)]
|
2024-08-22 03:28:20 -05:00
|
|
|
pub struct f64x8(pub [f64; 8]);
|
2018-05-04 13:07:35 -05:00
|
|
|
|
|
|
|
// CHECK-LABEL: @fpow_64x4
|
|
|
|
#[no_mangle]
|
|
|
|
pub unsafe fn fpow_64x4(a: f64x4, b: f64x4) -> f64x4 {
|
2021-04-17 12:40:59 -05:00
|
|
|
// CHECK: call <4 x double> @llvm.pow.v4f64
|
2018-05-04 13:07:35 -05:00
|
|
|
simd_fpow(a, b)
|
|
|
|
}
|
|
|
|
|
|
|
|
// CHECK-LABEL: @fpow_64x2
|
|
|
|
#[no_mangle]
|
|
|
|
pub unsafe fn fpow_64x2(a: f64x2, b: f64x2) -> f64x2 {
|
2021-04-17 12:40:59 -05:00
|
|
|
// CHECK: call <2 x double> @llvm.pow.v2f64
|
2018-05-04 13:07:35 -05:00
|
|
|
simd_fpow(a, b)
|
|
|
|
}
|
|
|
|
|
|
|
|
// CHECK-LABEL: @fpow_64x8
|
|
|
|
#[no_mangle]
|
|
|
|
pub unsafe fn fpow_64x8(a: f64x8, b: f64x8) -> f64x8 {
|
2021-04-17 12:40:59 -05:00
|
|
|
// CHECK: call <8 x double> @llvm.pow.v8f64
|
2018-05-04 13:07:35 -05:00
|
|
|
simd_fpow(a, b)
|
|
|
|
}
|